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Abstract:  A 2.4  GHz  low noise amplifier  (LNA) with a bias current reuse 
technique is proposed in this work. To obtain the optimum noise figure (NF) 
value, dependence of NF on its most influential LNA parameters has been 
analysed. Taking into account the LNA design requirements for other figures of 
merit, values of the circuit parameters are given for the optimum noise figure. 
Keywords: Low Noise Amplifier (LNA), Noise Figure (NF), Noise factor (F), 
Current reuse technique. 
1 Introduction 
Low Noise amplifier (LNA) is one of the most important blocks in the RF 
receiver chain. Its role is adequate amplification of the weak received signals 
(signal power levels are typically in the range from –110 dB to –70 dB [1]) with 
minimal noise contribution. The additional LNA constraint is sufficient linearity 
without distortion of the amplified signal. One way of satisfying all these 
requirements is increase in LNA gain. In this case, LNA noise and the noise 
contribution of the subsequent stages are decreased [2]. As direct increase in 
LNA gain could cause its non-stable operating it is very importantly to pay 
attention to the circuit stability. To prevent input and output signal reflection, it 
is necessary to provide good input and output impedance matching during 
amplifier design. The LNA input impedance matching is extremely important as 
it ensures very weak signal received at antenna to be grouted with less 
attenuation and amplified in the LNA. Output impedance matching provides 
normal signal flow through the receiver. 
In this paper, a narrowband LNA has been proposed. To reduce cur-
rent/power consumption, a current reuse technique is used. The LNA is 
designed using 0.35  µm SiGe BiCMOS austriamicrosystems ( ) S35D4 
technology. The chosen technology offers transistor real models operating up to 
6 GHz and high performance passive components (for example, inductors with 
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good quality factor that are essential for LNA design). Noise Figure parameter 
(NF) [3] dependence on its dominant circuit parameters have been presented 
and analysed. Based on results and conclusions obtained after analyzing the 
LNA, the optimal NF value has been achieved in last section. 
2  The Current Reuse LNA Topology 
The designed LNA, shown in Fig. 1, consists of two amplifying stages. 
Using the current reuse technology, one amplifying stage is placed on the top of 
the other. Apropos, the cascode configuration is used for LNA. With this 
approach, higher gain has been obtained without both, usage of the cascade 
configuration and increase in consumption as two amplifier stages have the 
same bias current ( DD D D PV I = ). Since it is required for the LNA to have high 
gain and good cuircuit stability, cascode amplifier ( 1 M  and  2 M  transistors) is 
the main contributor to the overall LNA gain. Besides high gain, the cascode 
amplifier provides high output impedance and good input to output isolation. As 
drain AC load of transistor  1 M  in the cascode amplifier is approximately  2 1/ m g  
(input impedance of transistor  2 M , common gate CG amplifier), drain  1 M  
represents low impedance point. As transistor  1 M  gate to drain gain is small, 
effect of Miller gate-drain overlap capacitance can be neglected. 
 
Fig. 1 – The designed LNA. 
Additional amplifying stage (transistor  3 M ) has common source topology 
in case capacitor  i C ,  1, 2 i = , is large. Resistor  S R  represents source output Influence of Current Reuse LNA Circuit Parameters on its Noise Figure 
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impedance (the most usual value is 50 Ω). For providing a good input matching 
the inductive source degeneration with inductor  S L  is used [3, 4]. Additional 
degree of freedom, while setting resonant frequency  0 ω , is introduced with 
inductor  g L . For predefined  1 gs C  (capacitance between gate and source) and  S L  
(obtained from requirement  in S Z R = ), choice of suitable  g L  value results in 
wanted resonant frequency  0 ω : 
  ( ) 0 1 gs s g CLL ω= + . (1) 
Bias circuit consists of transistor  4 M  and resistor  ref R . The resistor  bias R  is 
chosen large enough to represent high impedance to the carrier that prevents AC 
signal flow to the bias circuit, giving at the same time small contribution to the 
overall circuit noise. Voltage  bias V  is transistor  2 M  bias voltage. Large 
capacitor  1 C  enables coupling of two amplifier stages by transmitting signal 
from  2 M  transistor drain to  3 M  transistor gate. Moreover, capacitor  2 C  should 
have the highest possible value to provide the ideal AC ground for the second 
amplifier stage. Inductors  1 L ,  2 L  and  out L  represent loads of first and second 
amplifier stage. Capacitors  g C  and  b C  are input and output blocking capacitors. 
From the LNA topology it can be seen that the total node capacitance at the 
drain of  3 M  is paralell of capacitance  d C  and transformed capacitance  b C . This 
equivalent capacitance forms paralell resonant circuit with inductance  out L  both 
to provide highly desirable band-pass filtering of output signal and increase gain 
at the center frequency. At the LNA input, resonant frequency of the serial 
resonant circuit is usually set equal to output resonant frequency. But, if desired, 
these resonances can be offset from each other yielding a smaller gain, flatter 
and broader response. 
3  Dependence of Noise Figure on its Most Influential LNA Parameters 
Noise factor (F) describes degradation of the signal to noise ratio (S/N) 
through the circuit [2, 3]. However, noise figure ( 10log NFF = ) is more often 
used in literature and simulators for specifying noise performance of an LNA. 
To examine dependence of noise figure on circuit parameters, one by one circuit 
parameters have been changed. The designed LNA has been simulated using 
Spectre Simulator from Cadence Design System with options for RF analysis. 
For all circuit components, except for transistors (BSIM3v3 models), ideal 
models are used during simulations. J. Radić, A. Djugova, M. Mišić-Videnović 
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a) 
 
b) 
 
c) 
Fig. 2 – Dependence of NF on:  a)  1 L ;    b)  g L ;    c)  S L ; Influence of Current Reuse LNA Circuit Parameters on its Noise Figure 
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d) 
 
e) 
 
f) 
Fig. 2 – Dependence of NF on:  d)  1 g n ;    e)  2 g n ;    f)  3 g n ; J. Radić, A. Djugova, M. Mišić-Videnović 
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g) 
 
h) 
Fig. 2 – Dependence of NF on:  g)  4 g n ;    h)  ref R . 
It has been noticed that the highest influence on NF  parameter have 
inductors  1 L ,  2 L ,  g L , and  S L , transistor dimensions given by  gi n  parameter 
(the gate fingers number of transistor  i M ,  1, 2,3, 4 i = ) and resistor Rref  (Fig. 2) 
[5]. Dependence of transistor  i M  width on parameter  gi n  is given by expression 
5[ m ] ig i Wn =μ , 1,2,3,4 i = . In the case of transistors  1 M ,  2 M  and  3 M , the 
right side of the  i W  expression is multiplied by 4 as those transistors are made 
of four transistors in parallel. 
If we apply procedure for derivation of the noise figure regarding only the 
first order effects for transistors, explained in [4], the noise factor F of the 
circuit shown in Fig. 1, will be given by: Influence of Current Reuse LNA Circuit Parameters on its Noise Figure 
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Resistors  g R  and  Lg R  represent resistances of the transistor  1 M  gate and 
the inductor  g L . Since their values are negligible in regard to source resistance 
S R , their contribution to the total noise figure is mostly ignored [2, 4]. 
The inductor L1 influence on the noise figure is shown in Fig. 2a. Similar 
behavior was observed for NF dependence on the inductor  2 L  value. This is 
expected due to roles of the inductors in the LNA design and their places in 
equation (2). From the equation (2) can be seen that inductor  1 L 2 () L  affects the 
last component of the equation. Other parts of the sum (2) are constant with 
1 L 2 () L  variation at constant frequency. Increase in  1 L 2 () L  results in  12 L  
increase. At lower frequencies, where condition 
2
12 3 1 gs LC ω   is valid,  12 L  
increase results in reduction of the expression (2) last component. 
Consequently, parameters F and NF decrease. However, at higher frequencies 
value ω
2L12Cgs3 increases and becomes higher than one. Therefore, noise figure 
increases with increase in L12 due to increase in the last part of the equation (2). 
For  3 gs C  value close to 1pF and  12 L  value in the range from 2nH to 7.5nH, this be-
havior can be seen in Fig. 2a for frequencies  3.85GHz f <  and  3.85GHz f > . 
As the noise is transmitted from the input to the output of the circuit 
amplified with the total LNA gain, it is expected that components in the input 
circuit have the highest influence on the noise figure. Dependence of the NF on J. Radić, A. Djugova, M. Mišić-Videnović 
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inductors  g L  and  S L  values are given in Figs. 2b and 2c. However, these noise 
figure dependences are not simple for analysis. It can be seen that inductances 
g L  and  S L  are not only in the numerator of the equation (2) last component but 
also in the numerator and denominator of its third component. To explain 
exactly how change of these inductances alters the noise figure, it is necessary 
to introduce exact values all of the parameters in equation (2), which wouldn’t 
have purpose in this analysis. Intuitively observed, change of these inductor 
values modifies the total LNA gain and quality factor of the input resonant 
circuit (equations given in [3]) changing directly NF value. In the LNA design, 
the inductance  g L  is higher than inductance  S L  value, so the both parameters 
are varied according to their expected value levels. 
It can be seen from Figs. 2d, 2e, and 2g that the first transistor has major 
contribution to the noise figure while the second transistor influence on NF is 
small (almost neglected). This behavior is expected due to positions of these 
transistors in the LNA topology. Theory, presented in [3, 4], describes how 
noise figure can be decreased by transistor scaling, namely decreasing transistor 
width  W  and reducing  0 d g  at the same time. However, at certain transistor 
width, further transistor scaling will cause increase in the noise factor (and the 
noise figure). At that point induced gate noise, inversely proportional to  0 d g  [3, 
4], becomes dominant. This behavior is observed in the case of the first (and the 
third transistor) where reduction of  1 W   3 () W  results in noise figure minimum 
increase, particularly for  1 10 g n =  ( 3 10 g n = ). Moreover, the noise figure 
minimum shifts significantly with transistor M1 scaling as increase in W1 
decreases proportionally  1 gs C  ( 11 1 2/ 3 gs ox CC L W = ). Reduction in  1 gs C  changes 
directly the input resonant circuit quality factor Q  which determines the noise 
figure minimum position [4]. For transistor  1 M  simulated widths, it can be seen 
that the designed circuit has minimal noise figure at operating frequency for 
1 20 g n = . For  2 g n  values of 50, 40, and 30 (drain noise domination) transistor 
scaling reduces NF parameter, Fig.  2f). However, further reduction in  2 W  
increases NF parameter (gate noise domination) at lower frequencies. At higher 
frequencies, the noise figure value is lower for smaller  2 W  value.  Only for 
transistor  4 M  and all simulated  4 W  values, NF  value decreases with  4 W  
reduction. This behavior was expected as a consequence of theory above ([3, 4]) 
and the fact that this transistor is part of the LNA bias circuit. Influence of 
transistor M4 gate induced noise would not be seen in the total noise figure as its 
operating frequency is significantly lower than 0.1 t f , which represents Influence of Current Reuse LNA Circuit Parameters on its Noise Figure 
447 
frequency limit for beginning of the induced gate noise activity. As transistor 
4 M  determines the first transistor bias, it’s necessary to mention that change of 
4 W  alters not only the total noise generating by this transistor, but also voltage 
1 GS V  [5]. With transistor  4 M  scaling  1 GS V  and LNA gain are increased, resulting 
in noise figure decrease. 
As resistor  ref R  represents part of bias circuit, resistance increase results in 
decrease of voltage  1 GS V  and LNA gain. Consequently, noise factor (noise 
figure) is increased (shown in Fig. 2h). 
4  The Optimum Noise Figure Value 
Initial device dimensions and component values (of the circuit shown in 
Fig.  1) were obtained using the optimization technique with constant power 
consumption [2, 4] at 2.4 GHz operating frequency. The initial simulation result 
for NF parameter, with calculated LNA parameter values, was 1.933 dB. The 
optimum noise figure value was achieved after analyzing NF dependence on 
circuit parameters and is 1.137 dB at 2.4 GHz, Fig. 3. 
 
Fig. 3 − The optimum NF value.  
It can be seen from Fig. 3 that obtained value is very close to the minimum 
NF value ( min 1.05dB NF =  at 2.05 GHz frequency). It is necessary to emphasize 
that NF value was obtained taking into account values for other LNA figures of 
merit, especially S  parameters [2]. The noise figure could be even lower if the 
other LNA design requirements, given in Section 1, were not satisfied. 
Component initial values and values for the optimum noise figure were given in 
Table 1. This table shows that the highest differences between the initial and 
the optimum value are for transistor  3 M  width (given by parameter  3 g n ), 
inductors  1 L  and  2 L  values whose increase significantly reduces noise figure. J. Radić, A. Djugova, M. Mišić-Videnović 
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Although NF dependence on LNA parameters analysis showed that transistor 
3 M  scaling increases NF,  3 g n  value was decreased to satisfy requirements for 
other LNA figures of merit. Better NF value could be achieved by further 
transistor M4 scaling ( 4 g n  value was decreased from 4 to 3). In that case LNA 
gain performance would be degraded and additional problem in device 
fabrication would be introduced (for  44 31 5 m g nW = ⇒= μ ). Resistor  ref R  
initial value was not changed as  ref R  increase could considerably reduce NF 
parameter together with significant increase in power consumption.  
Table 1 
The component initial values and values for the optimum noise figure. 
Component  Initial value  Optimum value 
1 L   4.3976 nH  13.135 nH 
2 L   4.3976 nH  13.135 nH 
g L   7.5984 nH  6.8823 nH 
S L   1.0501 nH  641.672 pH 
11 () g n M   24 24 
22 () g n M   24 24 
33 () g n M   24 10 
44 () g n M   4 3 
ref R   42.9 kΩ 42.9  kΩ 
 
5 Conclusion 
In this paper, dependence of noise figure on current reuse low noise 
amplifier parameters has been analyzed. Simulation results were showed that 
NF was dominantly influenced by inductors  1 L ,  2 L ,  g L  and  S L , all transistors 
widths, and resistor  ref R . Results also demonstrated that the highest decrease in 
NF can be obtained by increasing inductors  1 L  and  2 L . Using analysis results 
and considering requirements for the other LNA figures of merit, the 
1.137dB NF =  optimum value was achieved. Influence of Current Reuse LNA Circuit Parameters on its Noise Figure 
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